CoreSelva - Open RISC-V hardware and engineering education

Open IP Academy About RISC-V Lab

CSCoreSelva

Open educational hardware and careful engineering education for people who want to understand the machine, not merely use it.

Open IP

All IP
RV64 cores
RV32 cores
Peripherals

Learn & explore

Academy
About
RISC-V Lab

Principle

Readable before clever. Measured before claimed. Shared so the next builder can go further.

Copyright 2026 CoreSelva. Apache-2.0 open-source project.Built for clarity, learning, and verification.